Sciweavers

10718 search results - page 105 / 2144
» On the Circuit Implementation Problem
Sort
View
203
Voted

Lecture Notes
1962views
17 years 3 months ago
Lectures on VLSI and Integrated Circuit Design
VLSI (Very Large Scale Integration) CMOS (Complementary Metal Oxide Semiconductor) technology is the main driver of our digital revolution. The goals of these lecture are to learn ...
Sherief Reda
119
Voted
FORMATS
2006
Springer
15 years 7 months ago
Verification of the Generic Architecture of a Memory Circuit Using Parametric Timed Automata
Using a variant of Clariso-Cortadella's parametric method for verifying asynchronous circuits, we formally derive a set of linear constraints that ensure the correctness of so...
Remy Chevallier, Emmanuelle Encrenaz-Tiphèn...
ISCAS
2003
IEEE
142views Hardware» more  ISCAS 2003»
15 years 8 months ago
The CMOS/nano interface from a circuits perspective
— We consider a circuit paradigm that combines conventional silicon microelectronics with emerging self-assembled nanoelectronics. Peripheral CMOS circuitry is used to drive the ...
Matthew M. Ziegler, Mircea R. Stan
84
Voted
ASPDAC
2009
ACM
108views Hardware» more  ASPDAC 2009»
15 years 10 months ago
SAT-controlled redundancy addition and removal: a novel circuit restructuring technique
- We proposed a novel Boolean Satisfiability (SAT)-controlled redundancy addition and removal (RAR) algorithm to resolve the performance and quality problems of
Chi-An Wu, Ting-Hao Lin, Shao-Lun Huang, Chung-Yan...
101
Voted
ICCD
2002
IEEE
127views Hardware» more  ICCD 2002»
16 years 14 days ago
GPE: A New Representation for VLSI Floorplan Problem
In this paper, we propose a new representation of VLSI floorplan and building block problem. The representation is the generalization of Polish expression [1]. By proposing a new ...
Chang-Tzu Lin, De-Sheng Chen, Yi-Wen Wang