Sciweavers

10718 search results - page 193 / 2144
» On the Circuit Implementation Problem
Sort
View
ISPD
1999
ACM
79views Hardware» more  ISPD 1999»
15 years 8 months ago
Partitioning with terminals: a "new" problem and new benchmarks
The presence of fixed terminals in hypergraph partitioning instances arising in top-down standard-cell placement makes such instances qualitatively different from the free hyperg...
Charles J. Alpert, Andrew E. Caldwell, Andrew B. K...
ICCAD
2009
IEEE
96views Hardware» more  ICCAD 2009»
15 years 2 months ago
PSTA-based branch and bound approach to the silicon speedpath isolation problem
The lack of good "correlation" between pre-silicon simulated delays and measured delays on silicon (silicon data) has spurred efforts on so-called silicon debug. The ide...
Sari Onaissi, Khaled R. Heloue, Farid N. Najm
CODES
2005
IEEE
15 years 10 months ago
High-level synthesis for large bit-width multipliers on FPGAs: a case study
In this paper, we present the analysis, design and implementation of an estimator to realize large bit width unsigned integer multiplier units. Larger multiplier units are require...
Gang Quan, James P. Davis, Siddhaveerasharan Devar...
PERCOM
2006
ACM
16 years 3 months ago
Deterministic and Probabilistic Implementation of Context
This paper addresses the problem of implementing an context model. First, the abstract context model is represented by a network of situations. Two different implementations for t...
Oliver Brdiczka, Dominique Vaufreydaz, Jér&...
GECCO
2007
Springer
155views Optimization» more  GECCO 2007»
15 years 10 months ago
COSMO: a correlation sensitive mutation operator for multi-objective optimization
This contribution is the first to discover exploitable structural features within circuit optimization problems (COP) and discuss how it is indicative of a general structure and ...
Varun Aggarwal, Una-May O'Reilly