Sciweavers

10718 search results - page 233 / 2144
» On the Circuit Implementation Problem
Sort
View
130
Voted
GLVLSI
2003
IEEE
229views VLSI» more  GLVLSI 2003»
15 years 10 months ago
Design issues in low-voltage high-speed current-mode logic buffers
- A current-mode logic (CML) buffer is based on a simple differential circuit. This paper investigates important problems involved in the design of a CML buffer as well as a chain ...
Payam Heydari
CONCUR
2001
Springer
15 years 9 months ago
Bounded Reachability Checking with Process Semantics
Bounded model checking has been recently introduced as an efficient verification method for reactive systems. In this work we apply bounded model checking to asynchronous systems....
Keijo Heljanko
EH
1999
IEEE
170views Hardware» more  EH 1999»
15 years 9 months ago
A Comparison of Dynamic Fitness Schedules for Evolutionary Design of Amplifiers
High-level analog circuit design is a complex problem domain in which evolutionary search has recently produced encouraging results. However, little is known about how to best str...
Jason D. Lohn, Gary L. Haith, Silvano Colombano, D...
121
Voted
DFT
1997
IEEE
101views VLSI» more  DFT 1997»
15 years 9 months ago
Crosstalk Minimization in Three-Layer HVH Channel Routing
Crosstalk has become a major issue in VLSI design due to the high frequency, long interconnecting lines and small spacing between interconnects in today's integrated circuits...
Zhan Chen, Israel Koren
JSA
2000
103views more  JSA 2000»
15 years 4 months ago
Testing and built-in self-test - A survey
As the density of VLSI circuits increases it becomes attractive to integrate dedicated test logic on a chip. This Built-in Self-Test (BIST) approach not only offers economic benef...
Andreas Steininger