Sciweavers

10718 search results - page 42 / 2144
» On the Circuit Implementation Problem
Sort
View
ISMVL
1993
IEEE
90views Hardware» more  ISMVL 1993»
15 years 1 months ago
Current-Mode CMOS Galois Field Circuits
Use of current-mode CMOS circuitsfor implementation of multiple-valued logic (MVL)functions has been considered in a number of recent papers. In this paper, we present an applicat...
Zeljko Zilic, Zvonko G. Vranesic
ISLPED
1995
ACM
80views Hardware» more  ISLPED 1995»
15 years 1 months ago
Techniques for fast circuit simulation applied to power estimation of CMOS circuits
We present a transistor level power estimator which exploits algorithms for fast circuit simulation to compute the power dissipation of CMOS circuits. The proposed approach uses s...
Premal Buch, Shen Lin, Vijay Nagasamy, Ernest S. K...
IJCNN
2006
IEEE
15 years 3 months ago
In Situ Training of CMOL CrossNets
—— Hybrid semiconductor/nanodevice (“CMOL”) technology may allow the implementation of digital and mixed-signal integrated circuits, including artificial neural networks (...
Jung Hoon Lee, Konstantin Likharev
HIPC
2004
Springer
15 years 3 months ago
A Parallel State Assignment Algorithm for Finite State Machines
This paper summarizes the design and implementation of a parallel algorithm for state assignment of large Finite State Machines (FSMs). High performance CAD tools are necessary to...
David A. Bader, Kamesh Madduri
ICCAD
1994
IEEE
95views Hardware» more  ICCAD 1994»
15 years 1 months ago
Provably correct high-level timing analysis without path sensitization
- This paper addresses the problem of true delay estimation during high level design. The existing delay estimation techniques either estimate the topological delay of the circuit ...
Subhrajit Bhattacharya, Sujit Dey, Franc Brglez