Sciweavers

808 search results - page 25 / 162
» On the Estimation of Join Result Sizes
Sort
View
GLVLSI
2003
IEEE
219views VLSI» more  GLVLSI 2003»
15 years 2 months ago
Buffer sizing for minimum energy-delay product by using an approximating polynomial
This paper first presents an accurate and efficient method of estimating the short circuit energy dissipation and the output transition time of CMOS buffers. Next the paper descri...
Chang Woo Kang, Soroush Abbaspour, Massoud Pedram
AINA
2007
IEEE
15 years 4 months ago
Sizing Router Buffers for Large-Scale TCP/IP Networks
— We investigate the validity of reducing router buffer size in a large-scale network that includes both core networks and edge networks. We first devise a novel mathematical an...
Hiroyuki Hisamatsu, Go Hasegawa, Masayuki Murata
ICCAD
2001
IEEE
102views Hardware» more  ICCAD 2001»
15 years 6 months ago
Simulation-Based Automatic Generation of Signomial and Posynomial Performance Models for Analog Integrated Circuit Sizing
This paper presents a method to automatically generate posynomial response surface models for the performance parameters of analog integrated circuits. The posynomial models enabl...
Walter Daems, Georges G. E. Gielen, Willy M. C. Sa...
WWW
2005
ACM
15 years 10 months ago
A framework for determining necessary query set sizes to evaluate web search effectiveness
We describe a framework of bootstrapped hypothesis testing for estimating the confidence in one web search engine outperforming another over any randomly sampled query set of a gi...
Eric C. Jensen, Steven M. Beitzel, Ophir Frieder, ...
WSC
2001
14 years 11 months ago
Sizing a pilot production line using simulation
The semiconductor industry is rapidly expanding worldwide. With the continuing advancement of technology, companies are continually striving to develop and maintain cutting edge p...
Peng Qu, Geoffrey E. Skinner, Scott J. Mason