Sciweavers

488 search results - page 10 / 98
» On the Formal Generation of Process Redesigns
Sort
View
EURODAC
1994
IEEE
113views VHDL» more  EURODAC 1994»
15 years 3 months ago
Formal verification of pipeline conflicts in RISC processors
We outline a general methodology for the formal verification of pipeline conflicts in RISC cores. The different kinds of conflicts that can occur due to the simultaneous execution...
Ramayya Kumar, Sofiène Tahar
TCS
2002
14 years 11 months ago
A formal approach to object-oriented software engineering
We show how formal specifications can be integrated into one of the current pragmatic object-oriented software development methods. Jacobson's "Object-Oriented Software ...
Martin Wirsing, Alexander Knapp
FDL
2007
IEEE
15 years 3 months ago
Transactor-based Formal Verification of Real-time Embedded Systems
With the increasing complexity of today's embedded systems, there is a need to formally verify such designs at mixed abstraction levels. This is needed if some compoe describ...
Daniel Karlsson, Petru Eles, Zebo Peng
FDL
2008
IEEE
15 years 1 months ago
RTL Generation of Channel Architecture Templates for a Template-based SoC Design Flow
In this paper, we propose the design methodology for communication channel templates from formal specification to RTL description. In this flow, design and verification start from...
Jinhyun Cho, Soonwoo Choi, Soo Chae
AGTIVE
1999
Springer
15 years 4 months ago
Generating Diagram Editors with DiaGen
DiaGen is a specification method, which is primarily based on a hypergraph grammar, and a tool that allows to automatically generate diagram editors from such a specification. Ge...
Mark Minas, Oliver Köth