Sciweavers

488 search results - page 4 / 98
» On the Formal Generation of Process Redesigns
Sort
View
SDL
2003
158views Hardware» more  SDL 2003»
14 years 11 months ago
Automatic Formal Model Generation and Analysis of SDL
A tool for verification of distributed systems defined using standard SDL-96 is described. The SDL description is automatically translated into a high-level Petri net model which...
Annikka Aalto, Nisse Husberg, Kimmo Varpaaniemi
ASPDAC
2009
ACM
249views Hardware» more  ASPDAC 2009»
15 years 2 months ago
Automatic generation of Cycle Accurate and Cycle Count Accurate transaction level bus models from a formal model
— This paper proposes the first automatic approach to simultaneously generate Cycle Accurate and Cycle Count Accurate transaction level bus models. Since TLM (Transaction Level M...
Chen Kang Lo, Ren-Song Tsay
DAC
2002
ACM
15 years 10 months ago
Deriving a simulation input generator and a coverage metric from a formal specification
This paper presents novel uses of functional interface specifications for verifying RTL designs. We demonstrate how a simulation environment, a correctness checker, and a function...
Kanna Shimizu, David L. Dill
IS
2012
13 years 5 months ago
On the refactoring of activity labels in business process models
Large corporations increasingly utilize business process models for documenting and redesigning their operations. The extent of such modeling initiatives with several hundred mode...
Henrik Leopold, Sergey Smirnov 0002, Jan Mendling
GI
2004
Springer
15 years 2 months ago
A Formal Correctness Proof for Code Generation from SSA Form in Isabelle/HOL
Abstract: Optimizations in compilers are the most error-prone phases in the compilation process. Since correct compilers are a vital precondition for software correctness, it is ne...
Jan Olaf Blech, Sabine Glesner