Sciweavers

13591 search results - page 2704 / 2719
» On the Implementation of Dynamic Evaluation
Sort
View
ISCA
2011
IEEE
365views Hardware» more  ISCA 2011»
14 years 1 months ago
Kilo-NOC: a heterogeneous network-on-chip architecture for scalability and service guarantees
Today’s chip-level multiprocessors (CMPs) feature up to a hundred discrete cores, and with increasing levels of integration, CMPs with hundreds of cores, cache tiles, and specia...
Boris Grot, Joel Hestness, Stephen W. Keckler, Onu...
ASPLOS
2011
ACM
14 years 1 months ago
Mementos: system support for long-running computation on RFID-scale devices
Transiently powered computing devices such as RFID tags, kinetic energy harvesters, and smart cards typically rely on programs that complete a task under tight time constraints be...
Benjamin Ransford, Jacob Sorber, Kevin Fu
ASPLOS
2011
ACM
14 years 1 months ago
DoublePlay: parallelizing sequential logging and replay
Deterministic replay systems record and reproduce the execution of a hardware or software system. In contrast to replaying execution on uniprocessors, deterministic replay on mult...
Kaushik Veeraraghavan, Dongyoon Lee, Benjamin West...
BMCBI
2011
14 years 1 months ago
Efficient alignment of pyrosequencing reads for re-sequencing applications
Background: Over the past few years, new massively parallel DNA sequencing technologies have emerged. These platforms generate massive amounts of data per run, greatly reducing th...
Francisco Fernandes, Paulo G. S. da Fonseca, Lu&ia...
BMCBI
2011
14 years 1 months ago
NeurphologyJ: an automatic neuronal morphology quantification method and its application in pharmacological discovery
Background: Automatic quantification of neuronal morphology from images of fluorescence microscopy plays an increasingly important role in high-content screenings. However, there ...
Shinn-Ying Ho, Chih-Yuan Chao, Hui-Ling Huang, Tza...
« Prev « First page 2704 / 2719 Last » Next »