Sciweavers

235 search results - page 27 / 47
» On the Inertia of the Asynchronous Circuits
Sort
View
FTEDA
2007
78views more  FTEDA 2007»
15 years 1 months ago
Design Automation of Real-Life Asynchronous Devices and Systems
The number of gates on a chip is quickly growing toward and beyond the one billion mark. Keeping all the gates running at the beat of a single or a few rationally related clocks i...
Alexander Taubin, Jordi Cortadella, Luciano Lavagn...
MAM
2011
259views Communications» more  MAM 2011»
14 years 8 months ago
Asynchronous spatial division multiplexing router
Asynchronous quasi-delay-insensitive (QDI) NoCs have several advantages over their clocked counterparts. Virtual channel (VC) is the most utilized flow control method in asynchro...
Wei Song, Doug Edwards
96
Voted
DAC
2005
ACM
16 years 2 months ago
A lattice-based framework for the classification and design of asynchronous pipelines
This paper presents a unifying framework for the modeling of asynchronous pipeline circuits. A pipeline protocol is captured in a graph-based model which defines the partial order...
Peggy B. McGee, Steven M. Nowick
ICCD
1997
IEEE
158views Hardware» more  ICCD 1997»
15 years 5 months ago
Practical Advances in Asynchronous Design
Asynchronous systems are being viewed as an increasingly viable alternative to purely synchronous systems. This paper gives an overview of the current state of the art in practica...
Erik Brunvand, Steven M. Nowick, Kenneth Y. Yun
129
Voted
ISLPED
2005
ACM
147views Hardware» more  ISLPED 2005»
15 years 7 months ago
System level power and performance modeling of GALS point-to-point communication interfaces
Due to difficulties in distributing a single global clock signal over increasingly large chip areas, a globally asynchronous, locally synchronous design is considered a promising ...
Koushik Niyogi, Diana Marculescu