Sciweavers

505 search results - page 94 / 101
» On the Minimality and Decomposability of Constraint Networks
Sort
View
ASPDAC
2009
ACM
117views Hardware» more  ASPDAC 2009»
15 years 2 months ago
Dynamically reconfigurable on-chip communication architectures for multi use-case chip multiprocessor applications
– The phenomenon of digital convergence and increasing application complexity today is motivating the design of chip multiprocessor (CMP) applications with multiple use cases. Mo...
Sudeep Pasricha, Nikil Dutt, Fadi J. Kurdahi
FPGA
2001
ACM
145views FPGA» more  FPGA 2001»
15 years 2 months ago
Simultaneous logic decomposition with technology mapping in FPGA designs
Conventional technology mapping algorithms for SRAM-based Field Programmable Gate Arrays (FPGAs) are normally carried out on a fixed logic decomposition of a circuit. The impact o...
Gang Chen, Jason Cong
ICDCS
2007
IEEE
15 years 1 months ago
Efficient Execution of Continuous Incoherency Bounded Queries over Multi-Source Streaming Data
On-line decision making often involves query processing over time-varying data which arrives in the form of data streams from distributed locations. In such environments typically...
Manish Bhide, Krithi Ramamritham, Mukund Agrawal
FPL
2004
Springer
119views Hardware» more  FPL 2004»
15 years 1 months ago
Reconfigurable Instruction Set Extension for Enabling ECC on an 8-Bit Processor
Pervasive networks with low-cost embedded 8-bit processors are set to change our day-to-day life. Public-key cryptography provides crucial functionality to assure security which is...
Sandeep S. Kumar, Christof Paar
EDBT
2008
ACM
138views Database» more  EDBT 2008»
14 years 11 months ago
Potential-driven load distribution for distributed data stream processing
A large class of applications require real-time processing of continuous stream data resulting in the development of data stream management systems (DSMS). Since many of these app...
Weihan Wang, Mohamed A. Sharaf, Shimin Guo, M. Tam...