Sciweavers

502 search results - page 66 / 101
» On the Practical Performance of Rateless Codes
Sort
View
IEEEPACT
2007
IEEE
15 years 4 months ago
The OpenTM Transactional Application Programming Interface
Transactional Memory (TM) simplifies parallel programming by supporting atomic and isolated execution of user-identified tasks. To date, TM programming has required the use of l...
Woongki Baek, Chi Cao Minh, Martin Trautmann, Chri...
CODES
2006
IEEE
15 years 4 months ago
Thermal-aware high-level synthesis based on network flow method
Lowering down the chip temperature is becoming one of the important design considerations, since temperature adversely and seriously affects many of design qualities, such as reli...
Pilok Lim, Taewhan Kim
IWCMC
2006
ACM
15 years 3 months ago
Low complexity virtual antenna arrays using cooperative relay selection
We study the diversity-multiplexing tradeoff in cooperative diversity systems involving multiple relays. We focus on low complexity architectures that do not require simultaneous...
Aggelos Bletsas, Ashish Khisti, Moe Z. Win
CODES
2004
IEEE
15 years 1 months ago
Facilitating reuse in hardware models with enhanced type inference
High-level hardware modeling is an essential, yet time-consuming, part of system design. However, effective component-based reuse in hardware modeling languages can reduce model c...
Manish Vachharajani, Neil Vachharajani, Sharad Mal...
CRIWG
2004
14 years 11 months ago
Empirical Evaluation of Collaborative Support for Distributed Pair Programming
Pair programming is an Extreme Programming (XP) practice where two programmers work on a single computer to produce an artifact. Empirical evaluations have provided evidence that t...
Jesús Favela, Hiroshi Natsu, Cynthia B. P&e...