Sciweavers

502 search results - page 72 / 101
» On the Practical Performance of Rateless Codes
Sort
View
ICC
2007
IEEE
107views Communications» more  ICC 2007»
15 years 4 months ago
OFDM PAPR Reduction Using Selected Mapping Without Side Information
— Selected mapping (SLM) is a well-known method for reducing the peak-to-average power ratio (PAPR) in orthogonal frequency-division multiplexing (OFDM) systems. The main drawbac...
Boon Kien Khoo, Stéphane Y. Le Goff, Charal...
PLDI
2003
ACM
15 years 3 months ago
Taming the IXP network processor
We compile Nova, a new language designed for writing network processing applications, using a back end based on integer-linear programming (ILP) for register allocation, optimal b...
Lal George, Matthias Blume
ISCA
1998
IEEE
104views Hardware» more  ISCA 1998»
15 years 2 months ago
Selective Eager Execution on the PolyPath Architecture
Control-flow misprediction penalties are a major impediment to high performance in wide-issue superscalar processors. In this paper we present Selective Eager Execution (SEE), an ...
Artur Klauser, Abhijit Paithankar, Dirk Grunwald
FPL
2006
Springer
96views Hardware» more  FPL 2006»
15 years 1 months ago
Reducing the Space Complexity of Pipelined Routing Using Modified Range Encoding
Interconnect delays are becoming an increasingly significant part of the critical path delay for circuits implemented in FPGAs. Pipelined interconnects have been proposed to addre...
Allan Carroll, Carl Ebeling
PLDI
1995
ACM
15 years 1 months ago
A Type-Based Compiler for Standard ML
Compile-time type information should be valuable in efficient compilation of statically typed functional languages such as Standard ML. But how should type-directed compilation w...
Zhong Shao, Andrew W. Appel