2035 search results - page 367 / 407 » On the complexity of stratified logics |
ICCAD
2006
IEEE
15 years 7 months ago
2006
IEEE
Parametric yield loss due to variability can be effectively reduced by both design-time optimization strategies and by adjusting circuit parameters to the realizations of variable...
85
Voted
DATE
2009
IEEE
15 years 5 months ago
2009
IEEE
Abstract—Addressing both standby and active power is a major challenge in developing System-on-Chip designs for batterypowered products. Powering off sections of logic or memorie...
TOOLS
2009
IEEE
15 years 5 months ago
2009
IEEE
Single inheritance often forces developers to duplicate code and logic. This widely recognized situation affects both business code and tests. In a large and complex application w...
IWMM
2009
Springer
15 years 5 months ago
2009
Springer
The peak heap consumption of a program is the maximum size of the live data on the heap during the execution of the program, i.e., the minimum amount of heap space needed to run t...
IEEESCC
2007
IEEE
15 years 4 months ago
2007
IEEE
A common pattern in scientific computing involves the execution of many tasks that are coupled only in the sense that the output of one may be passed as input to one or more other...