Sciweavers

415 search results - page 61 / 83
» On the energy-efficiency of speculative hardware
Sort
View
MICRO
2000
IEEE
118views Hardware» more  MICRO 2000»
15 years 4 months ago
A study of slipstream processors
A slipstream processor reduces the length of a running program by dynamically skipping computation non-essential for correct forward progress. The shortened program runs faster as...
Zachary Purser, Karthik Sundaramoorthy, Eric Roten...
96
Voted
MICRO
1992
IEEE
124views Hardware» more  MICRO 1992»
15 years 4 months ago
A shape matching approach for scheduling fine-grained parallelism
- We present a compilation technique for scheduling parallelism on fine grained asynchronous MIMD systems. The shape scheduling algorithm is introduced that utilizes the flexibilit...
Brian A. Malloy, Rajiv Gupta, Mary Lou Soffa
DATE
2010
IEEE
146views Hardware» more  DATE 2010»
15 years 22 days ago
Automatic pipelining from transactional datapath specifications
Abstract—We present a transactional datapath specification (Tspec) and the tool (T-piper) to synthesize automatically an inpelined implementation from it. T-spec abstractly views...
Eriko Nurvitadhi, James C. Hoe, Timothy Kam, Shih-...
112
Voted
MICRO
2000
IEEE
133views Hardware» more  MICRO 2000»
15 years 4 months ago
Compiler controlled value prediction using branch predictor based confidence
Value prediction breaks data dependencies in a program thereby creating instruction level parallelism that can increase program performance. Hardware based value prediction techni...
Eric Larson, Todd M. Austin
131
Voted
MICRO
2010
IEEE
215views Hardware» more  MICRO 2010»
14 years 11 months ago
A Task-Centric Memory Model for Scalable Accelerator Architectures
This paper presents a task-centric memory model for 1000-core compute accelerators. Visual computing applications are emerging as an important class of workloads that can exploit ...
John H. Kelm, Daniel R. Johnson, Steven S. Lumetta...