Sciweavers

20511 search results - page 79 / 4103
» On the level
Sort
View
118
Voted
DIGRA
2005
Springer
15 years 6 months ago
Playful Play with Games: Linking Level Editing to Learning in Art and Design
The title ‘Playful Play with Games’ refers to the possibility of creative involvement with games by altering their structure in a playful way. The focus of this paper is on mo...
Maia Engeli
131
Voted
QOFIS
2004
Springer
15 years 6 months ago
Provider-Level Service Agreements for Inter-domain QoS Delivery
In the current Internet, business relationships and agreements between peered ISPs do not usually make specific guarantees on reachability, availability or network performance. How...
Panos Georgatsos, Jason Spencer, David Griffin, Ta...
124
Voted
HPCC
2009
Springer
15 years 5 months ago
On Instruction-Level Method for Reducing Cache Penalties in Embedded VLIW Processors
Usual cache optimisation techniques for high performance computing are difficult to apply in embedded VLIW applications. First, embedded applications are not always well structur...
Samir Ammenouche, Sid Ahmed Ali Touati, William Ja...
116
Voted
ISCA
1998
IEEE
151views Hardware» more  ISCA 1998»
15 years 5 months ago
Alternative Implementations of Two-Level Adaptive Branch Prediction
As the issue rate and depth of pipelining of high performance Superscalar processors increase, the importance of an excellent branch predictor becomes more vital to delivering the...
Tse-Yu Yeh, Yale N. Patt
131
Voted
FDL
2007
IEEE
15 years 5 months ago
Transaction Level Modelling: A reflection on what TLM is and how TLMs may be classified
Transaction-level modelling (TLM) is a poorlyterm, promising a level of abstraction like RTL (register transfer level), where the key feature is a `transaction'. But unlike r...
Mark Burton, James Aldis, Robert Günzel, Wolf...