Sciweavers

90 search results - page 12 / 18
» On the representativeness of embedded Java benchmarks
Sort
View
DAC
2000
ACM
15 years 10 months ago
Memory aware compilation through accurate timing extraction
Memory delays represent a major bottleneck in embedded systems performance. Newer memory modules exhibiting efficient access modes (e.g., page-, burst-mode) partly alleviate this ...
Peter Grun, Nikil D. Dutt, Alexandru Nicolau
82
Voted
RSP
2003
IEEE
147views Control Systems» more  RSP 2003»
15 years 2 months ago
Cache Configuration Exploration on Prototyping Platforms
We describe cache architecture, intended for prototype-oriented IC platforms, that automatically finds the best cache configuration for a particular application. The cache itself ...
Chuanjun Zhang, Frank Vahid
101
Voted
DATE
2002
IEEE
83views Hardware» more  DATE 2002»
15 years 2 months ago
Memory System Connectivity Exploration
In programmable embedded systems, the memory subsystem represents a major cost, performance and power bottleneck. To optimize the system for such different goals, the designer wou...
Peter Grun, Nikil D. Dutt, Alexandru Nicolau
CICLING
2007
Springer
15 years 3 months ago
Finite-State Technology as a Programming Environment
Finite-state technology is considered the preferred model for representing the phonology and morphology of natural languages. The attractiveness of this technology for natural lang...
Shuly Wintner
EDCC
2008
Springer
14 years 11 months ago
Metrics for Object-Oriented Software Reliability Assessment - Application to a Flight Manager
In avionics domain, the software applications grew to millions of source lines of code representing important development expenditures. To cut the costs, the avionics suppliers ar...
Stéphanie Gaudan, Gilles Motet, Guillaume A...