191 search results - page 5 / 39 » On-Chip Communication Architecture for OC-768 Network Proces... |
101
Voted
VLSID
2006
IEEE
16 years 4 hour ago
2006
IEEE
The two dominant architectural choices for implementing efficient communication fabrics for SoC's have been transaction-based buses and packet-based Networks-onChip (NoC). Bo...
129
click to vote
ISCA
2006
IEEE
14 years 11 months ago
2006
IEEE
Packet-based on-chip networks are increasingly being adopted in complex System-on-Chip (SoC) designs supporting numerous homogeneous and heterogeneous functional blocks. These Net...
145
click to vote
DATE
2003
IEEE
15 years 4 months ago
2003
IEEE
This paper presents the SPIN micro-network that is a generic, scalable interconnect architecture for system on chip. The SPIN architecture relies on packet switching and point-to-...
83
Voted
ICCAD
2003
IEEE
15 years 8 months ago
2003
IEEE
The Y-architecture for on-chip interconnect is based on pervasive use of 0-, 120-, and 240-degree oriented semi-global and global wiring. Its use of three uniform directions explo...
111
click to vote
IESS
2007
Springer
15 years 5 months ago
2007
Springer
NoCs present a possible communication infrastructure solution to deal with increased design complexity and shrinking time-to-market. The communication infrastructure is a signific...