Sciweavers

152 search results - page 20 / 31
» On-FPGA Communication Architectures and Design Factors
Sort
View
MICRO
2003
IEEE
109views Hardware» more  MICRO 2003»
15 years 2 months ago
TLC: Transmission Line Caches
It is widely accepted that the disproportionate scaling of transistor and conventional on-chip interconnect performance presents a major barrier to future high performance systems...
Bradford M. Beckmann, David A. Wood
SENSYS
2006
ACM
15 years 3 months ago
Data compression algorithms for energy-constrained devices in delay tolerant networks
Sensor networks are fundamentally constrained by the difficulty and energy expense of delivering information from sensors to sink. Our work has focused on garnering additional si...
Christopher M. Sadler, Margaret Martonosi
64
Voted
IWCMC
2009
ACM
15 years 4 months ago
WMNSec: security for wireless mesh networks
Wireless Mesh Networks (WMNs) are gaining popularity as a flexible and inexpensive replacement for Ethernet-based infrastructure. However, WMN security has not been covered adequ...
Georg Lukas, Christian Fackroth
ATAL
2007
Springer
15 years 3 months ago
Realistic cognitive load modeling for enhancing shared mental models in human-agent collaboration
Human team members often develop shared expectations to predict each other’s needs and coordinate their behaviors. In this paper the concept “Shared Belief Map” is proposed ...
Xiaocong Fan, John Yen
DSN
2005
IEEE
15 years 3 months ago
Coverage and the Use of Cyclic Redundancy Codes in Ultra-Dependable Systems
A Cyclic Redundancy Code (CRC), when used properly, can be an effective and relatively inexpensive method to detect data corruption across communication channels. However, some sy...
Michael Paulitsch, Jennifer Morris, Brendan Hall, ...