Sciweavers

704 search results - page 108 / 141
» On-chip logic minimization
Sort
View
HICSS
2009
IEEE
99views Biometrics» more  HICSS 2009»
15 years 4 months ago
Local-Global: Reconciling Mismatched Ontologies in Development Information Systems
This paper extends pre-existing digital divide conceptualizations to further investigate the important issue of mismatches between the ontologies of state-created information syst...
Jessica Seddon Wallack, Ramesh Srinivasan
TIME
2009
IEEE
15 years 4 months ago
Fixing the Semantics for Dynamic Controllability and Providing a More Practical Characterization of Dynamic Execution Strategies
Morris, Muscettola and Vidal (MMV) presented an algorithm for checking the dynamic controllability (DC) of temporal networks in which certain temporal durations are beyond the con...
Luke Hunsberger
XSYM
2009
Springer
264views Database» more  XSYM 2009»
15 years 4 months ago
From Entity Relationship to XML Schema: A Graph-Theoretic Approach
Abstract. We propose a mapping from the Enhanced Entity Relationship conceptual model to the W3C XML Schema Language with the following properties: information and integrity constr...
Massimo Franceschet, Donatella Gubiani, Angelo Mon...
DATE
2008
IEEE
103views Hardware» more  DATE 2008»
15 years 4 months ago
Compositional design of isochronous systems
The synchronous modeling paradigm provides strong execution correctness guarantees to embedded system design while making minimal environmental assumptions. In most related framew...
Jean-Pierre Talpin, Julien Ouy, Loïc Besnard,...
RTCSA
2008
IEEE
15 years 4 months ago
Power-Aware Data Buffer Cache Management in Real-Time Embedded Databases
The demand for real-time data services in embedded systems is increasing. In these new computing platforms, using traditional buffer management schemes, whose goal is to minimize ...
Woochul Kang, Sang Hyuk Son, John A. Stankovic