Sciweavers

704 search results - page 49 / 141
» On-chip logic minimization
Sort
View
SLOGICA
2008
97views more  SLOGICA 2008»
14 years 9 months ago
A Generic Framework for Adaptive Vague Logics
A generic format for adaptive vague logics is presented. The concrete adaptive vague logics based on this format are able to (1) identify sentences as vague or non-vague in the con...
Peter Verdée, Stephan van der Waart van Gul...
ICCAD
1993
IEEE
85views Hardware» more  ICCAD 1993»
15 years 2 months ago
Input don't care sequences in FSM networks
Current approaches to compute and exploit the flexibility of a component in an FSM network are all at the symbolic level [23, 30, 33, 31]. Conventionally, exploitation of this ...
Huey-Yih Wang, Robert K. Brayton
ICLP
2010
Springer
15 years 1 months ago
Circumscription and Projection as Primitives of Logic Programming
We pursue a representation of logic programs as classical first-order sentences. Different semantics for logic programs can then be expressed by the way in which they are wrapped...
Christoph Wernhard
FPL
2000
Springer
124views Hardware» more  FPL 2000»
15 years 1 months ago
Balancing Logic Utilization and Area Efficiency in FPGAs
Abstract. In this paper we outline a procedure to determine appropriate partitioning of programmable logic and interconnect area to minimize overall device area across a broad rang...
Russell Tessier, Heather Giza
ML
2006
ACM
131views Machine Learning» more  ML 2006»
14 years 9 months ago
Markov logic networks
We propose a simple approach to combining first-order logic and probabilistic graphical models in a single representation. A Markov logic network (MLN) is a first-order knowledge b...
Matthew Richardson, Pedro Domingos