Sciweavers

704 search results - page 59 / 141
» On-chip logic minimization
Sort
View
SPLC
2007
14 years 11 months ago
Feature Diagrams and Logics: There and Back Again
Feature modeling is a notation and an approach for modeling commonality and variability in product families. In their basic form, feature models contain mandatory/optional feature...
Krzysztof Czarnecki, Andrzej Wasowski
LICS
2009
IEEE
15 years 4 months ago
Psi-calculi: Mobile Processes, Nominal Data, and Logic
A psi-calculus is an extension of the pi-calculus with nominal data types for data structures and for logical assertions representing facts about data. These can be transmitted be...
Jesper Bengtson, Magnus Johansson, Joachim Parrow,...
SAT
2007
Springer
121views Hardware» more  SAT 2007»
15 years 4 months ago
Applying Logic Synthesis for Speeding Up SAT
SAT solvers are often challenged with very hard problems that remain unsolved after hours of CPU time. The research community meets the challenge in two ways: (1) by improving the ...
Niklas Eén, Alan Mishchenko, Niklas Sö...
FPGA
2001
ACM
145views FPGA» more  FPGA 2001»
15 years 2 months ago
Simultaneous logic decomposition with technology mapping in FPGA designs
Conventional technology mapping algorithms for SRAM-based Field Programmable Gate Arrays (FPGAs) are normally carried out on a fixed logic decomposition of a circuit. The impact o...
Gang Chen, Jason Cong
CORR
2008
Springer
118views Education» more  CORR 2008»
14 years 10 months ago
A Logic Programming Framework for Combinational Circuit Synthesis
Abstract. Logic Programming languages and combinational circuit synthesis tools share a common "combinatorial search over logic formulae" background. This paper attempts ...
Paul Tarau, Brenda Luderman