Sciweavers

704 search results - page 66 / 141
» On-chip logic minimization
Sort
View
INFOCOM
1998
IEEE
15 years 2 months ago
Design of Logical Topologies: A Linear Formulation for Wavelength Routed Optical Networks with No Wavelength Changers
We consider the problem of constructing logical topologies over a wavelength-routed optical network with no wavelength changers. We present a general linear formulation which consi...
Rajesh M. Krishnaswamy, Kumar N. Sivarajan
IJCINI
2007
66views more  IJCINI 2007»
14 years 10 months ago
Language, Logic, and the Brain
Language is primarily a physical, and more particularly a biological phenomenon. To say that it is primarily so is to say that that is how, in the first instance, it presents itse...
Ray E. Jennings
JACM
2010
137views more  JACM 2010»
14 years 8 months ago
Reconciling description logics and rules
Description logics (DLs) and rules are formalisms that emphasize different aspects of knowledge representation: whereas DLs are focused on specifying and reasoning about conceptual...
Boris Motik, Riccardo Rosati
ISQED
2007
IEEE
136views Hardware» more  ISQED 2007»
15 years 4 months ago
Strain Silicon Optimization for Memory and Logic in Nano-Scale CMOS
Straining of silicon improves mobility of carriers resulting in speed enhancement for transistors in CMOS technology. Traditionally, silicon straining is applied in a similar ad-h...
Rajani Kuchipudi, Hamid Mahmoodi
CONCUR
2004
Springer
15 years 3 months ago
Characterizing EF and EX Tree Logics
We describe the expressive power of temporal branching time logics that use the modalities EX and EF. We give a forbidden pattern characterization of the tree languages definable...
Mikolaj Bojanczyk, Igor Walukiewicz