Sciweavers

704 search results - page 88 / 141
» On-chip logic minimization
Sort
View
DAC
1995
ACM
15 years 1 months ago
Multi-way Partitioning for Minimum Delay for Look-Up Table Based FPGAs
In this paper we present a set cover based approach (SCP) to multi-way partitioning for minimum delay for Look-Up Table based FPGAs. SCP minimizes the number of chip-crossings on ...
Prashant Sawkar, Donald E. Thomas
WIA
2000
Springer
15 years 1 months ago
MONA Implementation Secrets
The Mona tool provides an implementation of the decision procedures for the logics WS1S and WS2S. It has been used for numerous applications, and it is remarkably efficient in prac...
Nils Klarlund, Anders Møller, Michael I. Sc...
BNCOD
2007
137views Database» more  BNCOD 2007»
14 years 11 months ago
Isolating Order Semantics in Order-Sensitive XQuery-to-SQL Translation
Order is essential for XML query processing. Efficient XML processing with order consideration over relational storage is non-trivial, especially for complex nested XQuery expressi...
Song Wang, Ling Wang, Elke A. Rundensteiner
IJCSS
2007
133views more  IJCSS 2007»
14 years 9 months ago
Synthesis of Read-Once Digital Hardware with Reduced Energy Delay Product
This paper presents a low power driven synthesis framework for the unique class of nonregenerative Boolean Read-Once Functions (BROF). A two-pronged approach is adopted, where the...
P. Balasubramanian, S. Theja
EUSFLAT
2009
312views Fuzzy Logic» more  EUSFLAT 2009»
14 years 7 months ago
Forecasting Exchange Rates: A Neuro-Fuzzy Approach
This paper presents an adaptive neuro-fuzzy inference system (ANFIS) for USD/JPY exchange rates forecasting. Previous work often used time series techniques and neural networks (NN...
Meysam Alizadeh, Roy Rada, Akram Khaleghei Ghoshe ...