Sciweavers

2157 search results - page 264 / 432
» Optimal Fast Hashing
Sort
View
ATAL
2000
Springer
15 years 7 months ago
Planning-Task Transformations for Soft Deadlines
Agents often have preference models that are more complicated than minimizing the expected execution cost. In this paper, we study how they should act in the presence of uncertaint...
Sven Koenig
VL
1996
IEEE
162views Visual Languages» more  VL 1996»
15 years 7 months ago
Interactive Authoring of Multimedia Documents
As multimedia applications spread widely, it is crucial for programming and design support systems to handle "time" in multimedia documents effectively and flexibly. This...
Junehwa Song, Michelle Y. Kim, G. Ramalingam, Raym...
ARVLSI
2001
IEEE
289views VLSI» more  ARVLSI 2001»
15 years 7 months ago
A High-Performance 64-bit Adder Implemented in Output Prediction Logic
Output Prediction Logic (OPL) is a technique that can be applied to conventional CMOS logic families to obtain considerable speedups. When applied to static CMOS, OPL retains the ...
Sheng Sun, Larry McMurchie, Carl Sechen
121
Voted
EVOW
2000
Springer
15 years 7 months ago
Prediction of Power Requirements for High-Speed Circuits
Modern VLSI design methodologies and manufacturing technologies are making circuits increasingly fast. The quest for higher circuit performance and integration density stems from f...
Fulvio Corno, Maurizio Rebaudengo, Matteo Sonza Re...
FAST
2010
15 years 5 months ago
SRCMap: Energy Proportional Storage Using Dynamic Consolidation
We investigate the problem of creating an energy proportional storage system through power-aware dynamic storage consolidation. Our proposal, Sample-ReplicateConsolidate Mapping (...
Akshat Verma, Ricardo Koller, Luis Useche, Raju Ra...