54 search results - page 7 / 11 » Optimal simultaneous mapping and clustering for FPGA delay o... |
JPDC
2007
14 years 9 months ago
2007
This paper discusses algorithmic and implementation aspects of a distributed remote visualization system that optimally decomposes and adaptively maps the visualization pipeline t...
ICCAD
2007
IEEE
15 years 6 months ago
2007
IEEE
— Small gates, such as AND2, XOR2 and MUX2, have been mixed with lookup tables (LUTs) inside the programmable logic block (PLB) to reduce area and power and increase performance ...
DAC
2005
ACM
15 years 10 months ago
2005
ACM
In many of embedded systems, particularly for those with high data computations, the delay of memory access is one of the major bottlenecks in the system's performance. It ha...
100
click to vote
APWEB
2010
Springer
15 years 16 days ago
2010
Springer
This paper investigates the problem of processing multiple continuous queries over RFID streaming data in RFID middleware. RFID middleware collects and filters RFID sensing data wh...
BMCBI
2008
14 years 9 months ago
2008
Background: This paper describes techniques for accelerating the performance of the string set matching problem with particular emphasis on applications in computational proteomic...