Sciweavers

680 search results - page 67 / 136
» Optimal spot-checking to minimize the computation time in vo...
Sort
View
CODES
2005
IEEE
15 years 3 months ago
Aggregating processor free time for energy reduction
Even after carefully tuning the memory characteristics to the application properties and the processor speed, during the execution of real applications there are times when the pr...
Aviral Shrivastava, Eugene Earlie, Nikil D. Dutt, ...
RTSS
2003
IEEE
15 years 3 months ago
Data Caches in Multitasking Hard Real-Time Systems
Data caches are essential in modern processors, bridging the widening gap between main memory and processor speeds. However, they yield very complex performance models, which make...
Xavier Vera, Björn Lisper, Jingling Xue
ICCS
2004
Springer
15 years 3 months ago
Evolutionary State Assignment for Synchronous Finite State Machines
: Synchronous finite state machines are very important for digital sequential designs. Among other important aspects, they represent a powerful way for synchronizing hardware comp...
Nadia Nedjah, Luiza de Macedo Mourelle
ICRA
2005
IEEE
151views Robotics» more  ICRA 2005»
15 years 3 months ago
Multi-Step Look-Ahead Trajectory Planning in SLAM: Possibility and Necessity
Abstract— In this paper, the possibility and necessity of multistep trajectory planning in Extended Kalman Filter (EKF) based SLAM is investigated. The objective of the trajector...
Shoudong Huang, Ngai Ming Kwok, Gamini Dissanayake...
ICCAD
2005
IEEE
131views Hardware» more  ICCAD 2005»
15 years 6 months ago
Code restructuring for improving cache performance of MPSoCs
— One of the critical goals in code optimization for MPSoC architectures is to minimize the number of off-chip memory accesses. This is because such accesses can be extremely cos...
Guilin Chen, Mahmut T. Kandemir