862 search results - page 19 / 173 » Optimal task placement to improve cache performance |
106
click to vote
VLDB
1999
ACM
15 years 1 months ago
1999
ACM
Recent high-performance processors employ sophisticated techniques to overlap and simultaneously execute multiple computation and memory operations. Intuitively, these techniques ...
87
Voted
DAC
1994
ACM
15 years 1 months ago
1994
ACM
New placement techniques are presented which substantially improve the process of automatic layout generation of analog IC's. Extremely tight specifications can be enforced o...
DATE
2008
IEEE
15 years 4 months ago
2008
IEEE
Efficient use of the memory hierarchy is critical for achieving high performance in a multiprocessor systemon-chip. An external memory that is shared between processors is a bottl...
TC
1998
14 years 9 months ago
1998
—High instruction cache hit rates are key to high performance. One known technique to improve the hit rate of caches is to minimize cache interference by improving the layout of ...
115
click to vote
IWMM
2011
Springer
14 years 16 days ago
2011
Springer
The goal of cache management is to maximize data reuse. Collaborative caching provides an interface for software to communicate access information to hardware. In theory, it can o...