Sciweavers

862 search results - page 93 / 173
» Optimal task placement to improve cache performance
Sort
View
ICASSP
2011
IEEE
14 years 1 months ago
Non-linear tagging models with localist and distributed word representations
Distributed representations of words are attractive since they provide a means for measuring word similarity. However, most approaches to learning distributed representations are ...
Sumit Chopra, Srinivas Bangalore
SIGMETRICS
1992
ACM
128views Hardware» more  SIGMETRICS 1992»
15 years 1 months ago
MemSpy: Analyzing Memory System Bottlenecks in Programs
To cope with the increasing difference between processor and main memory speeds, modern computer systems use deep memory hierarchies. In the presence of such hierarchies, the perf...
Margaret Martonosi, Anoop Gupta, Thomas E. Anderso...
DEDS
2010
157views more  DEDS 2010»
14 years 7 months ago
On-line Optimal Control of a Class of Discrete Event Systems with Real-Time Constraints
We consider Discrete Event Systems (DES) involving tasks with real-time constraints and seek to control processing times so as to minimize a cost function subject to each task mee...
Jianfeng Mao, Christos G. Cassandras
ISCA
2010
IEEE
305views Hardware» more  ISCA 2010»
15 years 2 months ago
Rethinking DRAM design and organization for energy-constrained multi-cores
DRAM vendors have traditionally optimized the cost-perbit metric, often making design decisions that incur energy penalties. A prime example is the overfetch feature in DRAM, wher...
Aniruddha N. Udipi, Naveen Muralimanohar, Niladris...
DATE
2004
IEEE
139views Hardware» more  DATE 2004»
15 years 1 months ago
Flexible Software Protection Using Hardware/Software Codesign Techniques
A strong level of trust in the software running on an embedded processor is a prerequisite for its widespread deployment in any high-risk system. The expanding field of software p...
Joseph Zambreno, Alok N. Choudhary, Rahul Simha, B...