7303 search results - page 1118 / 1461 » Optimality for dynamic patterns |
132
click to vote
MICRO
2003
IEEE
15 years 9 months ago
2003
IEEE
The impact of pipeline length on both the power and performance of a microprocessor is explored both theoretically and by simulation. A theory is presented for a wide range of pow...
142
click to vote
MICRO
2003
IEEE
15 years 9 months ago
2003
IEEE
This paper proposes and evaluates single-ISA heterogeneous multi-core architectures as a mechanism to reduce processor power dissipation. Our design incorporates heterogeneous cor...
135
click to vote
CASES
2003
ACM
15 years 9 months ago
2003
ACM
Focusing on embedded applications, scratchpad memories (SPMs) look like a best-compromise solution when taking into account performance, energy consumption and die area. The main ...
147
click to vote
ISLPED
2003
ACM
15 years 9 months ago
2003
ACM
This paper addresses two aspects of low-power design for FPGA circuits. First, we present an RT-level power estimator for FPGAs with consideration of wire length. The power estima...
135
click to vote
GLVLSI
2010
IEEE
15 years 9 months ago
2010
IEEE
NBTI is one of the most important silicon reliability problems facing processor designers today. The impact of NBTI can be mitigated at both the circuit and microarchitecture leve...