Sciweavers

7280 search results - page 1359 / 1456
» Optimization Techniques
Sort
View
MICRO
2007
IEEE
139views Hardware» more  MICRO 2007»
15 years 11 months ago
Stall-Time Fair Memory Access Scheduling for Chip Multiprocessors
DRAM memory is a major resource shared among cores in a chip multiprocessor (CMP) system. Memory requests from different threads can interfere with each other. Existing memory acc...
Onur Mutlu, Thomas Moscibroda
PASTE
2010
ACM
15 years 10 months ago
Opportunities for concurrent dynamic analysis with explicit inter-core communication
Multicore is now the dominant processor trend, and the number of cores is rapidly increasing. The paradigm shift to multicore forces the redesign of the software stack, which incl...
Jungwoo Ha, Stephen P. Crago
CGO
2010
IEEE
15 years 9 months ago
Umbra: efficient and scalable memory shadowing
Shadow value tools use metadata to track properties of application data at the granularity of individual machine instructions. These tools provide effective means of monitoring an...
Qin Zhao, Derek Bruening, Saman P. Amarasinghe
FAST
2011
14 years 9 months ago
FastScale: Accelerate RAID Scaling by Minimizing Data Migration
Previous approaches to RAID scaling either require a very large amount of data to be migrated, or cannot tolerate multiple disk additions without resulting in disk imbalance. In t...
Weimin Zheng, Guangyan Zhang
VLDB
2004
ACM
143views Database» more  VLDB 2004»
15 years 10 months ago
Clotho: Decoupling memory page layout from storage organization
As database application performance depends on the utilization of the memory hierarchy, smart data placement plays a central role in increasing locality and in improving memory ut...
Minglong Shao, Jiri Schindler, Steven W. Schlosser...
« Prev « First page 1359 / 1456 Last » Next »