96 search results - page 9 / 20 » Optimization of Combinational Logic Circuits Based on Compat... |
96
Voted
CORR
2010
Springer
15 years 14 days ago
2010
Springer
In this paper a new solution is proposed for testing simple stwo stage electronic circuits. It minimizes the number of tests to be performed to determine the genuinity of the circ...
JCO
2011
14 years 7 months ago
2011
Discrete gate sizing is a critical optimization in VLSI circuit design. Given a set of available gate sizes, discrete gate sizing problem asks to assign a size to each gate such th...
FPGA
2004
ACM
15 years 5 months ago
2004
ACM
In this paper, we introduce a reconfigurable fabric based around a new class of circuit element: the hybrid Hall effect (HHE) magnetoelectronic device. Because they incorporate a ...
112
Voted
FDTC
2006
Springer
15 years 4 months ago
2006
Springer
Abstract. Balanced gates are an effective countermeasure against power analysis attacks only if they can be guaranteed to maintain their power balance. Traditional testing and reli...
115
Voted
DAC
2003
ACM
16 years 1 months ago
2003
ACM
As power consumption of the clock tree in modern VLSI designs tends to dominate, measures must be taken to keep it under control. This paper introduces an approach for reducing cl...