894 search results - page 108 / 179 » Optimizations for LTL Synthesis |
130
click to vote
CODES
2006
IEEE
15 years 6 months ago
2006
IEEE
The memory subsystem of a complex multiprocessor systemson-chip (MPSoC) is an important contributor to the chip power consumption. The selection of memory architecture, as well as...
97
Voted
ICARCV
2008
IEEE
15 years 7 months ago
2008
IEEE
—In this paper, we study the problem of stabilizing a linear time-invariant discrete-time system with information constraints in the input channels. The information constraint in...
103
click to vote
GLVLSI
2007
IEEE
15 years 7 months ago
2007
IEEE
This paper proposes a library-free technology mapping algorithm to reduce delay in combinational circuits. The algorithm reduces the overall number of series transistors through t...
93
Voted
ISSS
2002
IEEE
15 years 5 months ago
2002
IEEE
Scheduling is widely recognized as a very important step in highlevel synthesis. Nevertheless, it is usually done without taking into account the effects on the actual hardware im...
102
click to vote
CGF
2008
15 years 26 days ago
2008
We present a method for synthesizing two dimensional (2D) element arrangements from an example. The main idea is to combine texture synthesis techniques based-on a local neighborh...