894 search results - page 18 / 179 » Optimizations for LTL Synthesis |
102
Voted
FMCAD
2008
Springer
15 years 2 months ago
2008
Springer
Performing synthesis and verification in isolation has two undesirable consequences: (1) verification runs the risk of becoming intractable, and (2) strong sequential optimization...
GECCO
2008
Springer
15 years 1 months ago
2008
Springer
100
click to vote
TVLSI
2010
14 years 7 months ago
2010
In this paper, we present a low-power architectural synthesis system (LOPASS) for field-programmable gate-array (FPGA) designs with interconnect power estimation and optimization. ...
76
Voted
DATE
2005
IEEE
15 years 6 months ago
2005
IEEE
This paper presents the novel idea of multi-placement structures, for a fast and optimized placement instantiation in analog circuit synthesis. These structures need to be generat...
108
Voted
DAC
2001
ACM
16 years 1 months ago
2001
ACM
Asynchronous design has been the focus of renewed interest. However, a key bottleneck is the lack of high-quality CAD tools for the synthesis of large-scale systems which also all...