894 search results - page 19 / 179 » Optimizations for LTL Synthesis |
ASPDAC
2007
ACM
15 years 2 months ago
2007
ACM
-- Physical synthesis is a relatively young field in Electronic Design Automation. Many published optimizations for physical synthesis end up hurting the final result, often by neg...
111
click to vote
DATE
2000
IEEE
15 years 3 months ago
2000
IEEE
Traditional FPGA design flows have treated logic synthesis and physical design as separate steps. With the recent advances in technology, the lack of information on the physical ...
82
Voted
ICCAD
1995
IEEE
15 years 2 months ago
1995
IEEE
: A new approach to optimize multi-level logic circuits is introduced. Given a multi-level circuit, the synthesis method optimizes its area, simultaneously enhancing its random pat...
83
Voted
DATE
2003
IEEE
15 years 4 months ago
2003
IEEE
1 We present an approach to schedulability analysis for the synthesis of multi-cluster distributed embedded systems consisting of timetriggered and event-triggered clusters, interc...
DATE
2005
IEEE
15 years 26 days ago
2005
IEEE
This paper proposes a novel architecture synthesis algorithm for single-loop single-bit ∆Σ modulators. We defined a generic modulator architecture and derived its noise and si...