Sciweavers

52 search results - page 6 / 11
» Optimized Timed Hardware Software Cosimulation without Roll-...
Sort
View
SIGMETRICS
2002
ACM
171views Hardware» more  SIGMETRICS 2002»
14 years 9 months ago
Characterizing the d-TLB behavior of SPEC CPU2000 benchmarks
Despite the numerous optimization and evaluation studies that have been conducted with TLBs over the years, there is still a deficiency in an indepth understanding of TLB characte...
Gokul B. Kandiraju, Anand Sivasubramaniam
84
Voted
OSDI
2002
ACM
15 years 9 months ago
Optimizing the Migration of Virtual Computers
This paper shows how to quickly move the state of a running computer across a network, including the state in its disks, memory, CPU registers, and I/O devices. We call this state...
Constantine P. Sapuntzakis, Ramesh Chandra, Ben Pf...
CODES
2008
IEEE
15 years 4 months ago
System-level mitigation of WID leakage power variability using body-bias islands
Adaptive Body Biasing (ABB) is a popularly used technique to mitigate the increasing impact of manufacturing process variations on leakage power dissipation. The efficacy of the ...
Siddharth Garg, Diana Marculescu
DATE
2006
IEEE
110views Hardware» more  DATE 2006»
15 years 3 months ago
Multiprocessor synthesis for periodic hard real-time tasks under a given energy constraint
The energy-aware design for electronic systems has been an important issue in hardware and/or software implementations, especially for embedded systems. This paper targets a synth...
Heng-Ruey Hsu, Jian-Jia Chen, Tei-Wei Kuo
DATE
2004
IEEE
154views Hardware» more  DATE 2004»
15 years 1 months ago
Fast Exploration of Parameterized Bus Architecture for Communication-Centric SoC Design
For successful SoC design, efficient and scalable communication architecture is crucial. Some bus interconnects now provide configurable structures to meet this requirement of an ...
Chulho Shin, Young-Taek Kim, Eui-Young Chung, Kyu-...