Sciweavers

3206 search results - page 105 / 642
» Optimizing Graph Algorithms for Improved Cache Performance
Sort
View
123
Voted
CCGRID
2007
IEEE
15 years 9 months ago
Study of Different Replica Placement and Maintenance Strategies in Data Grid
Data replication is an excellent technique to move and cache data close to users. By replication, data access performance can be improved dramatically. One of the challenges in da...
Rashedur M. Rahman, Ken Barker, Reda Alhajj
130
Voted
JEC
2006
71views more  JEC 2006»
15 years 2 months ago
Destructive-read in embedded DRAM, impact on power consumption
This paper explores power consumption for destructive-read embedded DRAM. Destructive-read DRAM is based on conventional DRAM design, but with sense amplifiers optimized for lower ...
Haakon Dybdahl, Per Gunnar Kjeldsberg, Marius Gran...
139
Voted
MICRO
1997
IEEE
116views Hardware» more  MICRO 1997»
15 years 7 months ago
Tuning Compiler Optimizations for Simultaneous Multithreading
Compiler optimizations are often driven by specific assumptions about the underlying architecture and implementation of the target machine. For example, when targeting shared-mem...
Jack L. Lo, Susan J. Eggers, Henry M. Levy, Sujay ...
122
Voted
KRDB
1998
93views Database» more  KRDB 1998»
15 years 4 months ago
Intelligent Caching for Information Mediators: A KR Based Approach
We present a semantic caching approach for optimizing the performance of information mediators. A critical problem with information mediators, particularly those gathering and int...
Naveen Ashish, Craig A. Knoblock, Cyrus Shahabi
115
Voted
SBCCI
2005
ACM
111views VLSI» more  SBCCI 2005»
15 years 8 months ago
Total leakage power optimization with improved mixed gates
Gate oxide tunneling current Igate and sub-threshold current Isub dominate the leakage of designs. The latter depends on threshold voltage Vth while Igate vary with the thickness ...
Frank Sill, Frank Grassert, Dirk Timmermann