Sciweavers

3206 search results - page 174 / 642
» Optimizing Graph Algorithms for Improved Cache Performance
Sort
View
ICIC
2007
Springer
15 years 5 months ago
Parameter Tuning for Buck Converters Using Genetic Algorithms
The buck converter is one of DC/DC converters that are often used as power supplies. This paper presents parameter tuning methods to obtain circuit element values for the buck conv...
Young-Kiu Choi, Byung-Wook Jung
GLVLSI
1996
IEEE
125views VLSI» more  GLVLSI 1996»
15 years 7 months ago
Performance-Driven Interconnect Global Routing
In this paper, we propose a global routing algorithm for multi-layer building-block layouts. The algorithm is based on successive ripup and rerouting while satisfying edge capacit...
Dongsheng Wang, Ernest S. Kuh
WEBI
2005
Springer
15 years 8 months ago
Measuring the Relative Performance of Schema Matchers
Schema matching is a complex process focusing on matching between concepts describing the data in heterogeneous data sources. There is a shift from manual schema matching, done by...
Shlomo Berkovsky, Yaniv Eytani, Avigdor Gal
ACMMSP
2005
ACM
101views Hardware» more  ACMMSP 2005»
15 years 8 months ago
Transparent pointer compression for linked data structures
64-bit address spaces are increasingly important for modern applications, but they come at a price: pointers use twice as much memory, reducing the effective cache capacity and m...
Chris Lattner, Vikram S. Adve
EUROPAR
2010
Springer
15 years 3 months ago
Power-Efficient Spilling Techniques for Chip Multiprocessors
Abstract. Current trends in CMPs indicate that the core count will increase in the near future. One of the main performance limiters of these forthcoming microarchitectures is the ...
Enric Herrero, José González, Ramon ...