1276 search results - page 167 / 256 » Optimizing Hierarchical Schedules for Improved Control Perfo... |
VLSID
2010
IEEE
14 years 3 months ago
2010
IEEE
The continuous increase of leakage power consumption
in deep sub-micro technologies necessitates more aggressive
leakage control. Runtime leakage control (RTLC) is effective,
si...
MICRO
1997
IEEE
15 years 2 months ago
1997
IEEE
Compiler optimizations are often driven by specific assumptions about the underlying architecture and implementation of the target machine. For example, when targeting shared-mem...
EURONGI
2005
Springer
15 years 3 months ago
2005
Springer
This paper describes a hierarchical architecture of active policies that performs the management of a differentiated services (DiffServ) network. These policies monitor quality of ...
APLAS
2008
ACM
15 years 7 hour ago
2008
ACM
Abstract. Parallel programming is rapidly gaining importance as a vector to develop high performance applications that exploit the improved capabilities of modern computer architec...
109
click to vote
EUROPAR
2010
Springer
14 years 10 months ago
2010
Springer
Abstract. Limited bandwidth to off-chip main memory is a performance bottleneck in chip multiprocessors for streaming computations, such as Cell/B.E., and this will become even mor...