Sciweavers

868 search results - page 140 / 174
» Optimizing Logic Design Using Boolean Transforms
Sort
View
DAC
2002
ACM
15 years 10 months ago
A flexible accelerator for layer 7 networking applications
In this paper, we present a flexible accelerator designed for networking applications. The accelerator can be utilized efficiently by a variety of Network Processor designs. Most ...
Gokhan Memik, William H. Mangione-Smith
SIGIR
2003
ACM
15 years 2 months ago
HAT: a hardware assisted TOP-DOC inverted index component
A novel Hardware Assisted Top-Doc (HAT) component is disclosed. HAT is an optimized content indexing device based on a modified inverted index structure. HAT accommodates patterns...
S. Kagan Agun, Ophir Frieder
68
Voted
FPGA
2008
ACM
131views FPGA» more  FPGA 2008»
14 years 11 months ago
WireMap: FPGA technology mapping for improved routability
This paper presents a new technology mapper, WireMap. The mapper uses an edge flow heuristic to improve the routability of a mapped design. The heuristic is applied during the ite...
Stephen Jang, Billy Chan, Kevin Chung, Alan Mishch...
ECBS
2006
IEEE
158views Hardware» more  ECBS 2006»
15 years 3 months ago
Automated Translation of C/C++ Models into a Synchronous Formalism
For complex systems that are reusing intellectual property components, functional and compositional design correctness are an important part of the design process. Common system l...
Hamoudi Kalla, Jean-Pierre Talpin, David Berner, L...
ICPR
2008
IEEE
15 years 10 months ago
Simultaneous multi-modal registration of multiple images based on multi-dimensional joint phase moment distributions
In this paper, a novel method for simultaneously registering multiple images acquired from different imaging modalities is presented. The optimal alignment is computed as the set ...
Alexander Wong