868 search results - page 28 / 174 » Optimizing Logic Design Using Boolean Transforms |
105
click to vote
CAV
2010
Springer
14 years 9 months ago
2010
Springer
ABC is a public-domain system for logic synthesis and formal verification of binary logic circuits appearing in synchronous hardware designs. ABC combines scalable logic transforma...
SCAM
2003
IEEE
15 years 2 months ago
2003
IEEE
This paper presents a flexible way in which a deisgn model extracted from Java programs can remain unified with the source code. Each entity declaration and reference in the Java ...
DATE
2008
IEEE
14 years 11 months ago
2008
IEEE
Many decision and optimization problems in Electronic Design Automation (EDA) can be solved with Boolean Satisfiability (SAT). Moreover, well-known extensions of SAT also find app...
LISA
2004
14 years 11 months ago
2004
A tool is described that provides for the automatic configuration of systems from a single description. The tool, newfig, uses two simple concepts to provide its functionality: bo...
DAC
2001
ACM
15 years 10 months ago
2001
ACM
Asynchronous design has been the focus of renewed interest. However, a key bottleneck is the lack of high-quality CAD tools for the synthesis of large-scale systems which also all...