Sciweavers

157 search results - page 29 / 32
» Optimizing Parallel Execution of Detailed Wireless Network S...
Sort
View
IEEEPACT
2008
IEEE
15 years 3 months ago
Feature selection and policy optimization for distributed instruction placement using reinforcement learning
Communication overheads are one of the fundamental challenges in a multiprocessor system. As the number of processors on a chip increases, communication overheads and the distribu...
Katherine E. Coons, Behnam Robatmili, Matthew E. T...
PDP
2010
IEEE
15 years 1 months ago
Energy-Efficient Hardware Prefetching for CMPs Using Heterogeneous Interconnects
In the last years high performance processor designs have evolved toward Chip-Multiprocessor (CMP) architectures that implement multiple processing cores on a single die. As the nu...
Antonio Flores, Juan L. Aragón, Manuel E. A...
80
Voted
MICRO
2010
IEEE
153views Hardware» more  MICRO 2010»
14 years 7 months ago
Throughput-Effective On-Chip Networks for Manycore Accelerators
As the number of cores and threads in manycore compute accelerators such as Graphics Processing Units (GPU) increases, so does the importance of on-chip interconnection network des...
Ali Bakhoda, John Kim, Tor M. Aamodt
ICDE
2006
IEEE
108views Database» more  ICDE 2006»
15 years 11 months ago
Skyline Queries Against Mobile Lightweight Devices in MANETs
Skyline queries are well suited when retrieving data according to multiple criteria. While most previous work has assumed a centralized setting this paper considers skyline queryi...
Zhiyong Huang, Christian S. Jensen, Hua Lu, Beng C...
ICS
2000
Tsinghua U.
15 years 1 months ago
A simulation-based study of scheduling mechanisms for a dynamic cluster environment
Scheduling of processes onto processors of a parallel machine has always been an important and challenging area of research. The issue becomes even more crucial and di cult as we ...
Yanyong Zhang, Anand Sivasubramaniam, José ...