Sciweavers

173 search results - page 14 / 35
» Optimizing data flow graphs to minimize hardware implementat...
Sort
View
DSD
2005
IEEE
116views Hardware» more  DSD 2005»
15 years 3 months ago
Optimization of a Bus-based Test Data Transportation Mechanism in System-on-Chip
The increasing amount of test data needed to test SOC (System-on-Chip) entails efficient design of the TAM (test access mechanism), which is used to transport test data inside the...
Anders Larsson, Erik Larsson, Petru Eles, Zebo Pen...
ICCD
2005
IEEE
165views Hardware» more  ICCD 2005»
15 years 6 months ago
Applying Resource Sharing Algorithms to ADL-driven Automatic ASIP Implementation
Presently, Architecture Description Languages (ADLs) are widely used to raise the abstraction level of the design space exploration of Application Specific Instruction-set Proces...
Ernst Martin Witte, Anupam Chattopadhyay, Oliver S...
80
Voted
DATE
2004
IEEE
103views Hardware» more  DATE 2004»
15 years 1 months ago
A Novel Implementation of Tile-Based Address Mapping
Tile-based data layout has been applied to achieve various objectives such as minimizing cache conflicts and memory row switching activity. In some applications of tilebased mappi...
Sambuddhi Hettiaratchi, Peter Y. K. Cheung
ITC
2003
IEEE
132views Hardware» more  ITC 2003»
15 years 2 months ago
Industrial Experience with Adoption of EDT for Low-Cost Test without Concessions
This paper discusses the adoption of Embedded Deterministic Test (EDT) at Infineon Technologies as a means to reduce the cost of manufacturing test without compromising test quali...
Frank Poehl, Matthias Beck, Ralf Arnold, Peter Muh...
ISCAS
2008
IEEE
230views Hardware» more  ISCAS 2008»
15 years 4 months ago
Joint optimization of data hiding and video compression
— From copyright protection to error concealment, video data hiding has found usage in a great number of applications. Recently proposed applications such as privacy data preserv...
Jithendra K. Paruchuri, Sen-Ching S. Cheung