Sciweavers

173 search results - page 18 / 35
» Optimizing data flow graphs to minimize hardware implementat...
Sort
View
WCE
2007
14 years 10 months ago
VHDL Implementation of Multiplierless, High Performance DWT Filter Bank
—The JPEG 2000 image coding standard employs the biorthogonal 9/7 wavelet for lossy compression. The performance of hardware implementation of 9/7-filter bank depends on accuracy...
M. M. Aswale, R. B. Patil
DPD
2007
84views more  DPD 2007»
14 years 9 months ago
Disseminating dependent data in wireless broadcast environments
In wireless mobile environments, data broadcasting is an effective approach to disseminate information to mobile clients. In some applications, the access pattern of all the data c...
Chuan-Ming Liu, Kun-Feng Lin
INFOCOM
2012
IEEE
13 years 2 days ago
CARPO: Correlation-aware power optimization in data center networks
—Power optimization has become a key challenge in the design of large-scale enterprise data centers. Existing research efforts focus mainly on computer servers to lower their ene...
Xiaodong Wang, Yanjun Yao, Xiaorui Wang, Kefa Lu, ...
ICCAD
1994
IEEE
131views Hardware» more  ICCAD 1994»
15 years 1 months ago
Edge-map: optimal performance driven technology mapping for iterative LUT based FPGA designs
We consider the problem of performance driven lookup-table (LUT) based technology mapping for FPGAs using a general delay model. In the general delay model, each interconnection e...
Hannah Honghua Yang, D. F. Wong
ICS
2007
Tsinghua U.
15 years 3 months ago
Performance driven data cache prefetching in a dynamic software optimization system
Software or hardware data cache prefetching is an efficient way to hide cache miss latency. However effectiveness of the issued prefetches have to be monitored in order to maximi...
Jean Christophe Beyler, Philippe Clauss