Sciweavers

173 search results - page 28 / 35
» Optimizing data flow graphs to minimize hardware implementat...
Sort
View
SDM
2009
SIAM
251views Data Mining» more  SDM 2009»
15 years 6 months ago
High Performance Parallel/Distributed Biclustering Using Barycenter Heuristic.
Biclustering refers to simultaneous clustering of objects and their features. Use of biclustering is gaining momentum in areas such as text mining, gene expression analysis and co...
Alok N. Choudhary, Arifa Nisar, Waseem Ahmad, Wei-...
ICSEA
2007
IEEE
15 years 3 months ago
An Extensible Architecture for Network-Attached Device Management
The development of network-attached devices has ushered in an era of autonomous, multi-function equipment demanding minimal human interaction: the only requirements are data and e...
Michael J. McMahon Jr., Sergiu M. Dascalu, Frederi...
DATE
2009
IEEE
171views Hardware» more  DATE 2009»
15 years 1 months ago
Physically clustered forward body biasing for variability compensation in nanometer CMOS design
Nanometer CMOS scaling has resulted in greatly increased circuit variability, with extremely adverse consequences on design predictability and yield. A number of recent works have...
Ashoka Visweswara Sathanur, Antonio Pullini, Luca ...
ACMMSP
2004
ACM
101views Hardware» more  ACMMSP 2004»
15 years 3 months ago
Metrics and models for reordering transformations
Irregular applications frequently exhibit poor performance on contemporary computer architectures, in large part because of their inefficient use of the memory hierarchy. Runtime ...
Michelle Mills Strout, Paul D. Hovland
MICRO
2006
IEEE
73views Hardware» more  MICRO 2006»
15 years 3 months ago
Merging Head and Tail Duplication for Convergent Hyperblock Formation
VLIW and EDGE (Explicit Data Graph Execution) architectures rely on compilers to form high-quality hyperblocks for good performance. These compilers typically perform hyperblock f...
Bertrand A. Maher, Aaron Smith, Doug Burger, Kathr...