Sciweavers

173 search results - page 30 / 35
» Optimizing data flow graphs to minimize hardware implementat...
Sort
View
80
Voted
TCSV
2002
119views more  TCSV 2002»
14 years 9 months ago
VLSI architecture design of MPEG-4 shape coding
This paper presents an efficient VLSI architecture design of MPEG-4 shape coding, which is the key technology for supporting the content-based functionality of the MPEG-4 Video sta...
Hao-Chieh Chang, Yung-Chi Chang, Yi-Chu Wang, Wei-...
ISCA
2008
IEEE
201views Hardware» more  ISCA 2008»
14 years 9 months ago
iDEAL: Inter-router Dual-Function Energy and Area-Efficient Links for Network-on-Chip (NoC) Architectures
Network-on-Chip (NoC) architectures have been adopted by a growing number of multi-core designs as a flexible and scalable solution to the increasing wire delay constraints in the...
Avinash Karanth Kodi, Ashwini Sarathy, Ahmed Louri
WINET
2002
101views more  WINET 2002»
14 years 9 months ago
SPINS: Security Protocols for Sensor Networks
As sensor networks edge closer towards wide-spread deployment, security issues become a central concern. So far, much research has focused on making sensor networks feasible and u...
Adrian Perrig, Robert Szewczyk, J. D. Tygar, Victo...
SIPS
2007
IEEE
15 years 3 months ago
Embedded Reconfigurable Solution for OFDM Detection Over Fast Fading Radio Channels
OFDM demodulation under fast fading radio channels is very computationally demanding, making the implementation of Software Defined Radio (SDR) solutions problematic. A suboptima...
Mihai Sima, Michael McGuire
INTEGRATION
2007
100views more  INTEGRATION 2007»
14 years 9 months ago
A fast pipelined multi-mode DES architecture operating in IP representation
The Data Encryption Standard (DES) is a cipher that is still used in a broad range of applications, from smartcards, where it is often implemented as a tamperresistant embedded co...
Sylvain Guilley, Philippe Hoogvorst, Renaud Pacale...