2703 search results - page 251 / 541 » Optimizing memory transactions |
134
click to vote
CASES
2001
ACM
15 years 8 months ago
2001
ACM
Increased systems level integration has meant the movement of many traditionally off chip components onto a single chip including a processor, instruction storage, data path, and ...
145
click to vote
ISCA
1995
IEEE
15 years 8 months ago
1995
IEEE
Latency tolerance is essential in achieving high performance on parallel computers for remote function calls and fine-grained remote memory accesses. EM-X supports interprocessor ...
126
click to vote
ASPLOS
2008
ACM
15 years 6 months ago
2008
ACM
Many hardware optimizations rely on collecting information about program behavior at runtime. This information is stored in lookup tables. To be accurate and effective, these opti...
132
click to vote
ADBIS
2007
Springer
15 years 10 months ago
2007
Springer
The paper presents an approach to combine knowledge from memory and brain sciences with information retrieval research in the design of Web agents. An information retrieval agent f...
133
click to vote
PLILP
1994
Springer
15 years 8 months ago
1994
Springer
We present a strategy to derive an efficient reference count garbage collector for any applicative program by only modifying it on the source code level. The key to the approach is...