2703 search results - page 256 / 541 » Optimizing memory transactions |
168
click to vote
DATE
2003
IEEE
15 years 9 months ago
2003
IEEE
Interconnect networks play a critical role in shared memory multiprocessor systems-on-chip (MPSoC) designs. MPSoC performance and power consumption are greatly affected by the pac...
143
click to vote
DATE
2002
IEEE
15 years 9 months ago
2002
IEEE
In this paper, we investigate the benefits of a flexible, application-specific instruction set by adding a run-time Reconfigurable Functional Unit (RFU) to a VLIW processor. Preli...
122
click to vote
ISSS
2000
IEEE
15 years 8 months ago
2000
IEEE
Efficient use of an optimized custom memory hierarchy to exploit temporal locality in the memory accesses on array signals can have a very large impact on the power consumption i...
145
click to vote
CASES
2001
ACM
15 years 8 months ago
2001
ACM
Energy consumption is a crucial factor in designing batteryoperated embedded and mobile systems. The memory system is a major contributor to the system energy in such environments...
127
click to vote
PPSC
2001
15 years 5 months ago
2001
As the gap between processor and memory performance widens, careful analyses and optimizations of cache memory behavior become increasingly important. While analysis of regular lo...