2703 search results - page 291 / 541 » Optimizing memory transactions |
146
Voted
DSD
2010
IEEE
15 years 4 months ago
2010
IEEE
—Since many embedded systems execute a predefined set of programs, tuning system components to application programs and data is the approach chosen by many design techniques to o...
136
click to vote
CPHYSICS
2010
15 years 4 months ago
2010
In this paper, a programming model is presented which enables scalable parallel performance on multi-core shared memory architectures. The model has been developed for application...
146
click to vote
PVLDB
2010
15 years 2 months ago
2010
Query co-processing on graphics processors (GPUs) has become an effective means to improve the performance of main memory databases. However, this co-processing requires the data ...
146
click to vote
IJPP
2010
15 years 1 months ago
2010
Exploiting the full computational power of current hierarchical multiprocessor machines requires a very careful distribution of threads and data among the underlying non-uniform ar...
118
click to vote
DAC
2009
ACM
16 years 5 months ago
2009
ACM
Computational complexity has been the primary challenge of many VLSI CAD applications. The emerging multicore and manycore microprocessors have the potential to offer scalable perf...