Sciweavers

2703 search results - page 329 / 541
» Optimizing memory transactions
Sort
View
115
Voted
HICSS
2005
IEEE
160views Biometrics» more  HICSS 2005»
15 years 9 months ago
Problem Based Learning and the Business School Environment
This paper attempts to create a research cycle for Problem Based Learning and in so doing help substantiate the use of PBL in business school environments. The paper starts with a...
Wm. Benjamin Martz Jr., Morgan M. Shepherd
ISLPED
2005
ACM
150views Hardware» more  ISLPED 2005»
15 years 9 months ago
Fast configurable-cache tuning with a unified second-level cache
Tuning a configurable cache subsystem to an application can greatly reduce memory hierarchy energy consumption. Previous tuning methods use a level one configurable cache only, or...
Ann Gordon-Ross, Frank Vahid, Nikil D. Dutt
ICS
2005
Tsinghua U.
15 years 9 months ago
A heterogeneously segmented cache architecture for a packet forwarding engine
As network traffic continues to increase and with the requirement to process packets at line rates, high performance routers need to forward millions of packets every second. Eve...
Kaushik Rajan, Ramaswamy Govindarajan
ISNN
2005
Springer
15 years 9 months ago
A SIMD Neural Network Processor for Image Processing
Abstract. Artificial Neural Networks (ANNs) and image processing requires massively parallel computation of simple operator accompanied by heavy memory access. Thus, this type of ...
Dongsun Kim, Hyunsik Kim, Hongsik Kim, Gunhee Han,...
114
Voted
ICSM
2003
IEEE
15 years 9 months ago
Library Miniaturization Using Static and Dynamic Information
Moving to smaller libraries can be considered as a relevant task when porting software systems to limited-resource devices (e.g., hand-helds). Library miniaturization will be part...
Giuliano Antoniol, Massimiliano Di Penta