2703 search results - page 368 / 541 » Optimizing memory transactions |
125
click to vote
ICS
2004
Tsinghua U.
15 years 9 months ago
2004
Tsinghua U.
Given the scale of massively parallel systems, occurrence of faults is no longer an exception but a regular event. Periodic checkpointing is becoming increasingly important in the...
132
Voted
ISCA
2010
IEEE
15 years 8 months ago
2010
IEEE
DRAM vendors have traditionally optimized the cost-perbit metric, often making design decisions that incur energy penalties. A prime example is the overfetch feature in DRAM, wher...
118
Voted
LCPC
2001
Springer
15 years 8 months ago
2001
Springer
While uniprocessor garbage collection is relatively well understood, experience with collectors for large multiprocessor servers is limited and it is unknown which techniques best ...
126
Voted
ISCA
1999
IEEE
15 years 8 months ago
1999
IEEE
Providing adequate data bandwidth is extremely important for a wide-issue superscalar processor to achieve its full performance potential. Adding a large number of ports to a data...
147
Voted
EUROPAR
1997
Springer
15 years 7 months ago
1997
Springer
Instruction scheduling in general, and software pipelining in particular face the di cult task of scheduling operations in the presence of uncertain latencies. The largest contrib...